Temporal Logic Verification Using Simulation
نویسندگان
چکیده
In this paper, we consider a novel approach to the temporal logic verification problem of continuous dynamical systems. Our methodology has the distinctive feature that enables the verification of the temporal properties of a continuous system by verifying only a finite number of its (simulated) trajectories. The proposed framework comprises two main ideas. First, we take advantage of the fact that in metric spaces we can quantify how close are two different states. Based on that, we define robust, multi-valued semantics for MTL (and LTL) formulas. These capture not only the usual Boolean satisfiability of the formula, but also topological information regarding the distance from unsatisfiability. Second, we use the recently developed notion of bisimulation functions to infer the behavior of a set of trajectories that lie in the neighborhood of the simulated one. If the latter set of trajectories is bounded by the tube of robustness, then we can infer that all the trajectories in the neighborhood of the simulated one satisfy the same temporal specification as the simulated trajectory. The interesting and promising feature of our approach is that the more robust the system is with respect to the temporal logic specification, the less is the number of simulations that are required in order to verify the system.
منابع مشابه
Fifteen Years of Formal Property Verification in Intel
Model checking technologies have been applied to hardware verification in the last 15 years. Pioneering work has been conducted in Intel since 1990 using model checking technologies to build industrial hardware verification systems. This paper reviews the evolution and the success of these systems in Intel and in particular it summarizes the many challenges and learning that have resulted from ...
متن کاملModeling and Verification of Reactive Systems using Rebeca
Actor-based modeling has been successfully applied to the representation of concurrent and distributed systems. Besides having an appropriate and efficient way for modeling these systems, one needs a formal verification approach for ensuring their correctness. In this paper, we develop an actor-based model for describing such systems, use temporal logic to specify properties of the model, and a...
متن کاملNon-Exhaustive Model-Checking in Component Based Systems
Formal verification techniques are promising tools to deal with the problems associated with the design of concurrent systems. However, they are often hard to use and the state-space explosion problem makes that they are not applicable to large size systems. Some techniques exist to allow the use of these methods on larger systems at the cost of giving up the guarantee that errors will be detec...
متن کاملRuntime Verification of Transaction Level SystemC Models using an Aspect-based Approach
With the increasing complexity of today’s system-on-chip (SoC) designs, taking advantage of transaction level modeling (TLM) is being more widespread. TLM allows better simulation performances and early system prototyping. Therefore, the quality of a transaction level model needs to be assured. In this paper, we present a fully automated runtime verification framework for the assertion-based ve...
متن کاملTitle: Logic of Constraints: A Quantitative Performance and Functional Constraint Formalism
In the era of billion-transistor design, it is critical to establish effective verification methodologies from the system level all the way down to the implementations. In this paper, we introduce Logic of Constraints (LOC), a logic that is particularly suited to express quantitative performance constraints as well as functional constraints. We analyze the expressiveness of LOC and show that it...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006